Position:Senior Design Verification Engineer (eInfochips Inc) Job Description: What Youll Be Doing: Testbenches: Build scalable verification environments using UVM and SystemVerilog. Planning: Create detailed verification plans from architectural specifications. Execution: Write, run, and debug constrained-random tests